

Reliability of multi-core systems-on-chip by interacting Markovian agents

D. Cerotti¹, A. Miele², M. Gribaudo², A. Bobbio¹,
C. Bolchini²

1 DiSIT- Università Piemonte Orientale

2 DEIB- Politecnico di Milano



Motivations

- Advances in chip manufacturing process led to
 - shrink the dimension of transistors to tens of nanometers
 - Increase aging phenomena
- Integration of several components in same chip increases
 - Current densities
 - Operating temperature
- Such effects reduce device reliability and lifetime

Modeling challenges

- The model should handle:
 - Realistic non-Markovian reliability and lifetime distributions
 - Workload variations
- Interdependencies between:
 - Workload – Temperature
 - Temperature – Reliability
 - Geometry-dependent heat diffusion among cores

Model



$$\begin{cases} \frac{d\pi_c^D(t;v)}{dt} = \pi_c^D(t;v) \mathbf{K}_c(t;v; [\mathbf{\Pi}_V]) \\ \frac{d\pi_c^R(t;v)}{dt} = \mathbf{d}_c(t;v; \mathbf{\Pi}_V) \end{cases}$$

- Lifetime reliability of a digital component modeled as a Weibull distribution*

$$R(t, T) = e^{-\left(\frac{t}{\alpha(T)}\right)^\beta}$$


with

$$\alpha(T)_{EM} = \frac{A_0 (J - J_{crit})^{-n} e^{\frac{E_a}{kT}}}{\Gamma\left(1 + \frac{1}{\beta}\right)}$$

Black equation for electromigration


$$\beta = 2$$

when workload changes also T may vary, but *reliability conserves*, so:



* JEDEC Solid State Tech. Ass. Failure mechanisms and models for semi-conductor devices. JEDEC Publ. JEP122G, 2010


$$A = H_Y(t) = \int_0^t h_Y(u) du$$



$$f_W(t) = \frac{\beta}{\alpha} \left(\frac{t}{\alpha}\right)^{\beta-1} e^{-\left(\frac{t}{\alpha}\right)^\beta} \quad F_W(t) = 1 - e^{-\left(\frac{t}{\alpha}\right)^\beta}$$

$$h_W(t) = \frac{\beta}{\alpha} \left(\frac{t}{\alpha}\right)^{\beta-1} \quad H_W(t) = \left(\frac{t}{\alpha}\right)^\beta$$

$$H_W^{-1}(A) = \alpha A^{\frac{1}{\beta}} \quad \lambda_W(A) = \frac{\beta}{\alpha} A^{\frac{\beta-1}{\beta}}$$





$$U_S(i, j) = \pi_W(t; v_{i+1, j}) + \pi_W(t; v_{i-1, j}) + \pi_W(t; v_{i, j+1}) + \pi_W(t; v_{i, j-1})$$

$$U_C(i, j) = \pi_W(t; v_{i+1, j+1}) + \pi_W(t; v_{i+1, j-1}) + \pi_W(t; v_{i-1, j+1}) + \pi_W(t; v_{i-1, j-1})$$


$$T_W(i, j) = c_0 + c_2 \cdot U_S(i, j) + c_3 \cdot U_C(i, j)$$

$$T_I(i, j) = c_0 + c_1 + c_2 \cdot U_S(i, j) + c_3 \cdot U_C(i, j)$$


- In the first scenario we assume:
 - uniform workload over a system with 36 cores
 - Per-core utilization 40%




- In the second scenario we assume:
 - A 144 core-CPU with primary and spare core
 - Per-core utilization 60% and 90%




MTTD_{Sys} [months]






(a) One hour.



(b) Five years.



(c) Ten years.